In this article, we’ll study the basic structure of a Verilog module, look at some examples of using the Verilog “wire” data type and its vector form, and briefly touch on some differences between VHDL and Verilog.
from All About Circuits Technical Articles http://bit.ly/2C0rE9g
No comments:
Post a Comment