Use Verilog to Describe a Combinational Circuit: the “If” and “Case” Statements

This article explains the use of Verilog “If” and “Case” statements to describe a combinational circuit.

from All About Circuits Technical Articles http://bit.ly/2TwBFlO